

A. General Description -

The HT-12A/B are CMOS LSI designed for the digital code transmission with 38KHz carrier transmitter. The HT-12A/B encode 12 bits of information and serially transmit this information with 38KHz carrier upon receipt of a data trigger. The decoder (HT-12D) receive and decode the serial signal. When the received address matching that of the decoder's, the valid transmission (VT) output goes high and 4 bits data are latched to the output pins.

B. Features -

- Low power, High noise immuity CMOS technology.
- Low stand-by current: 1 μA typically.
- Wide operating voltage:
 - * HT-12A, HT-12B: 2.4V ~ 5V
 - * HT-12D: 2.4V ~ 12V
- 2⁸ address code, 4 data output.
- Data Latch/Momentary output option.
- Easy interface with Infra-Red transmission media.
- Minimum external components.
- 18 pin plastic dual-in-line package.

C. Applications -

- Burglar alarm system.
- Smoke and fire alarm system.
- Garage door controller.
- Car door controller.
- Car alarm system.
- Security system.
- Cordless telephone.
- Other remote control system.

		·
	HT–12A/HT–12D,HT–12B/HT–12D	AUG.13.1993
合素半導體股仿有限公司 HOLTEK MICROELECTRONICS INC.	2 ¹² ENCODER/DECODER	PAGE: 2

D. Block Diagram -









E. Pin Assignment -



-		$\overline{\langle }$	1			
A0	1	─ 18				
A1	2	17	□∨т			
A2	3	16	OSC1			
A3	4	15	OSC2			
A4	5	14	DIN			
A5	6	13	D3			
A6	7	12	D2			
A7	8	11	D1			
vss	9	10	D0			
HT - 12D						

F. Pin Description -

(HT-12A/B)

Pin No.	Pin Name	I/O	Intemal connection	Description
1~8	A0~A7	I	CMOS IN Pull High	Input pin for address A0~A7 setting.
9	VSS	Ι		Negative power supply (GND).
10~13	D0~D3	I	CMOS IN Pull High	Input pin for data D0~D3 setting, DOUT will be activated when any one of D0~D3 set to low.



AUG.13.1993

ENCODER/DECODER PA

PAGE: 4

Pin No.	Pin Name	I/O	Intemal connection	Description
14	L/MB	Η	CMOS IN Pull High	Data Latch/Momentary Selected, Floating(or VDD) : Latch VSS : Momentary
15	OSC2	0	CMOS OUT	Oscillator output pin.
16	OSC1	Ι	CMOS IN	Oscillator input pin.
17	DOUT	0	CMOS OUT	Encoded data output pin.
18	VDD	Ι	_	Positive power supply.

2¹²

(HT-12D)

Pin No.	Pin Name	I/O	Intemal connection	Description
1~8	A0~A7	I	CMOS IN Pull High	Input pin for address A0~A7 setting.
9	VSS	I		Negative power supply (GND).
10~13	D0~D3	0	CMOS OUT	Data output pin.
14	DIN	Ι	CMOS IN	Data input pin.
15	OSC2	0	CMOS OUT	Oscillator output pin.
16	OSC1	Ι	CMOS IN	Oscillator input pin.
17	VT	0	CMOS OUT	Valid Transmission indicator output, active high.
18	VDD	Ι		Positive power supply.

Sketchy circuit of internal connection





PAGE: 5

G. Absolute Maximum Ratings -

(Ta=25°C)

Parameter	Symbol		Symbol		Symbol		Minimum	Maximum	Unit
Supply Voltogo		HT–12A,B	0.2	6	V				
Supply Voltage	VDD	HT–12D	-0.3	13					
Input/Output Voltage	VI		V _{SS} -0.3	V _{DD} +0.3	V				
Storage Temperature	T _{STG}		-50	125	°C				
Operating Temperature	T _{OP}		0	70	°C				

H. Electrical Characteristics -

(HT-12A/B)

(Ta=25°C)

Symbol	mbol Doromotor		Test Condition		Turn	Mox	1.1
Symbol	Parameter	VDD	Condition	IVIIII	тур	wax	Unit
Vdd	Supply Voltage	_		2.4	3	5	V
	Stand by Current	ЗV	Oscillator stop	_	0.1	1	μA
ISTB	ISTB Stand-by Current	5V	Oscillator stop		0.1	1	
			F _{OSC} =455KHz	_	200	400	
סטי	IDD Operating Current	5V	No load	—	400	800	μΑ
Bup	Pull-up Resistance	3V		_	250	500	KO
Кир	(D0~D3)		5V (D0~D3)=0V		150	300	L77
Io Output Drive Current		E)/	V _{OH} =0.9V _{DD} (Source)	-1	-1.6		
		5V	V _{OL} =0.1V _{DD} (Sink)	2	3.2		mA



2¹² ENCODER/DECODER

6

PAGE:

(HT-12D)

(Ta=25°C)

			Test Condition				
Symbol	Parameter		Condition	Min	Тур	Max	Unit
		VDD					
Vdd	Supply Voltage			2.4		12	V
loto	I _{STB} Stand-by Current	3V	cillator stop		0.1	1	
ISTR		12V	cillator stop	_	0.1	1	μΑ
100	DD Operating Current		F _{OSC} =200KHz		200	400	
עטי			No load	_	600	1200	μΛ
Data Output Drive		5)/	V _{OH} =0.9V _{DD} (Source)	-1	-1.6	_	~ ^
^{IDATA} Current (D0~D3)	⁴ Current (D0~D3)	57	V _{OL} =0.1V _{DD} (Sink)	1.5	2.6	_	ША

I. Recommended Oscillator Parameters —

HT–12D				
R Fosc				
75ΚΩ	100KHz			





J. Function Description -

1. Encoder Operation

Upon receipt of a DATA trigger (any one of D0~D3 set to low), the HT-12A/B begins a 4 word transmission cycle and repeats this transmission cycle until the DATA trigger has been removed. One transmission cycle is composed of 4 data words each contains 2 periods: pilot and code period as shown below:





The HT-12A detects the logic state of address/data (A0 \sim A7, D0 \sim D3) and transmits this information during code period. Each address/data pin can be set as one of two following logic state:



The HT-12B data code polarity is inverse:





HT-12A/HT-12D,HT-12B/HT-12D 2¹² ENCODER/DECODER

9

PAGE:

Encoder Flowchart





2. Decoder Operation

HT-12D receives the data that transmitted by HT-12A/B and interprets the first 8 bits of code perriod as address and the last 4 bits as data. The HT-12D checks the received address/data three times, if all the received address match the contents of the decoder's, 4 bits of data is decoded to activate output pins and the VT pin goes high.

Decoder Flowchart



Note : The oscillator is disabled in stand-by state and activated as long as a logic "high" signal applied to DIN pin. i. e. the DIN shouled be kept in logic "low" during no signal input.



- 3. Encoder/Decoder Timing Diagram:
- 3.1: L/MB=Floating(or VDD)









K. Application Diagram -





PAGE: 13

